🐙 GitHub Detail
mirseo/JSilicon
By mirseo
JSilicon: A dual-mode 8-bit CPU core designed entirely from scratch by an AI major during mandatory military service in South Korea. This open-source Verilog project proves that real silicon design — from ALU to CPU architecture — is possible even under the most extreme constraints.
Live Snapshot
⭐
Stars
101
🍴
Forks
10
📄
License
Apache License 2.0
🧩
Type
SystemVerilog
About this open-source project
Live information fetched from GitHub.
JSilicon: A dual-mode 8-bit CPU core designed entirely from scratch by an AI major during mandatory military service in South Korea. This open-source Verilog project proves that real silicon design — from ALU to CPU architecture — is possible even under the most extreme constraints.
Default Branch
main
Open Issues
0
Watchers
101